Generation of performance constraints for layout | IEEE Journals & Magazine | IEEE Xplore