Architectural level test generation for microprocessors | IEEE Journals & Magazine | IEEE Xplore