Design and analysis of segmented routing channels for row-based FPGA's | IEEE Journals & Magazine | IEEE Xplore