Combinational and sequential logic optimization by redundancy addition and removal | IEEE Journals & Magazine | IEEE Xplore