Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation | IEEE Journals & Magazine | IEEE Xplore