A novel scheme to reduce test application time in circuits with full scan | IEEE Journals & Magazine | IEEE Xplore