Automatic synthesis of low-power gated-clock finite-state machines | IEEE Journals & Magazine | IEEE Xplore