A circuit disassembly technique for synthesizing symbolic layouts from mask descriptions | IEEE Journals & Magazine | IEEE Xplore