On optimal board-level routing for FPGA-based logic emulation | IEEE Journals & Magazine | IEEE Xplore