Identifying invalid states for sequential circuit test generation | IEEE Journals & Magazine | IEEE Xplore