Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths | IEEE Journals & Magazine | IEEE Xplore