On variable clock methods for path delay testing of sequential circuits | IEEE Journals & Magazine | IEEE Xplore