Retiming edge-triggered circuits under general delay models | IEEE Journals & Magazine | IEEE Xplore