Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization | IEEE Journals & Magazine | IEEE Xplore