Switch bound allocation for maximizing routability in timing-driven routing of FPGA's | IEEE Journals & Magazine | IEEE Xplore