Address generation for memories containing multiple arrays | IEEE Journals & Magazine | IEEE Xplore