Random pattern testability of memory address logic | IEEE Journals & Magazine | IEEE Xplore