A cost-effective design for testability: clock line control and test generation using selective clocking | IEEE Journals & Magazine | IEEE Xplore