Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation | IEEE Journals & Magazine | IEEE Xplore