Test set compaction algorithms for combinational circuits | IEEE Journals & Magazine | IEEE Xplore