Architectures and synthesis algorithms for power-efficient bus interfaces | IEEE Journals & Magazine | IEEE Xplore