Architectural partitioning for system level synthesis of integrated circuits | IEEE Journals & Magazine | IEEE Xplore