Timed circuit verification using TEL structures | IEEE Journals & Magazine | IEEE Xplore