CMOS circuit verification with symbolic switch-level timing simulation | IEEE Journals & Magazine | IEEE Xplore