Buffer minimization in pass transistor logic | IEEE Journals & Magazine | IEEE Xplore