Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping | IEEE Journals & Magazine | IEEE Xplore