An efficient graph representation for arithmetic circuit verification | IEEE Journals & Magazine | IEEE Xplore