Formal verification of a pipelined microprocessor | IEEE Journals & Magazine | IEEE Xplore