Empirical failure analysis and validation of fault models in CMOS VLSI circuits | IEEE Journals & Magazine | IEEE Xplore