Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testing | IEEE Journals & Magazine | IEEE Xplore