Minimizing FPGA interconnect delays | IEEE Journals & Magazine | IEEE Xplore