A minimalist approach to VHDL logic modeling | IEEE Journals & Magazine | IEEE Xplore