A VHDL standard package for logic modeling | IEEE Journals & Magazine | IEEE Xplore