Integrating HDL synthesis and partitioning for multi-FPGA designs | IEEE Journals & Magazine | IEEE Xplore