Throughput optimized architectural synthesis | IEEE Journals & Magazine | IEEE Xplore