Certified timing verification and the transition delay of a logic circuit | IEEE Journals & Magazine | IEEE Xplore