Cumulative balance testing of logic circuits | IEEE Journals & Magazine | IEEE Xplore