On the effect of floorplanning on the yield of large area integrated circuits | IEEE Journals & Magazine | IEEE Xplore