Synthesis of folded pipelined architectures for multirate DSP algorithms | IEEE Journals & Magazine | IEEE Xplore