Speed and area tradeoffs in cluster-based FPGA architectures | IEEE Journals & Magazine | IEEE Xplore