Cell-based layout techniques supporting gate-level voltage scaling for low power | IEEE Journals & Magazine | IEEE Xplore