Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units | IEEE Journals & Magazine | IEEE Xplore