A stochastic model for the interconnection topology of digital circuits | IEEE Journals & Magazine | IEEE Xplore