Energy Efficient Design Through Design and Technology Co-Optimization Near the Finish Line of CMOS Scaling | IEEE Conference Publication | IEEE Xplore