Two cache lines prediction for a wide-issue micro-architecture | IEEE Conference Publication | IEEE Xplore