Two-port network modelling for hardware-in-the-loop simulators | IEEE Conference Publication | IEEE Xplore