Root locus design with CPISL compensation and the parallel inner loop form | IEEE Conference Publication | IEEE Xplore