Model Checking Verilog Descriptions of Cell Libraries | IEEE Conference Publication | IEEE Xplore