A reduced routing network architecture for partial parallel LDPC decoders | IEEE Conference Publication | IEEE Xplore