FPGA-accelerated simulation of truncated-matrix multipliers | IEEE Conference Publication | IEEE Xplore